|
|
|
AHB Testbench
Free AHB testbench allowing simulation multiple masters and salves on AHB bus. Most of the modules is written in RTL code and can be synthesized and implemented to FPGA or ASIC devices. The testbench is written in Verilog-HDL language. Please, refer to user's guide for more details.
|
|
|
Home
